Fault-tolerant design for data efficient retransmission in WiNoC
نویسندگان
چکیده
There is a sharp decline in the network performance when wireless link fails as data path Wireless Network-on-Chip (WiNoC). To counteract this problem, we propose fault-tolerance mechanism for efficient retransmission of WiNoC. When an error detected transmission process, works to feed back fault information source node real time via signal lines. In node, highest priority assigned backup retransmitted data, and corresponding direct positioned enable packet its destination thereby ensuring efficiency tolerance. Additionally, have improved receiving port router, added redundant buffers mux, dynamically selected non-faulty packets be written local router order avoid disorderly packets. The evaluation results paper demonstrate that compared with methods which are under different conditions, fault-tolerant method drastically improves throughput rate, reduces delay, effectively guarantees reliability network, system performance.
منابع مشابه
A New Design of Fault Tolerant Comparator
In this paper we have presented a new design of fault tolerant comparator with a fault free hot spare. The aim of this design is to achieve a low overhead of time and area in fault tolerant comparators. We have used hot standby technique to normal operation of the system without interrupting and dynamic recovery method in fault detection and correction. The circuit is divided to smaller modules...
متن کاملFault-tolerant adder design in quantum-dot cellular automata
Quantum-dot cellular automata (QCA) are an emerging technology and a possible alternative for faster speed, smaller size, and low power consumption than semiconductor transistor based technologies. Previously, adder designs based on conventional designs were examined for implementation with QCA technology. This paper utilizes the QCA characteristics to design a fault-tolerant adder that is more...
متن کاملFault-tolerant adder design in quantum-dot cellular automata
Quantum-dot cellular automata (QCA) are an emerging technology and a possible alternative for faster speed, smaller size, and low power consumption than semiconductor transistor based technologies. Previously, adder designs based on conventional designs were examined for implementation with QCA technology. This paper utilizes the QCA characteristics to design a fault-tolerant adder that is more...
متن کاملAn Efficient Algorithm for Proportionally Fault-Tolerant Data Mining
The mining of frequent patterns in databases has been studied for several years, but few reports have discussed fault-tolerant (FT) pattern mining. FT data mining is more suitable for extracting interesting information from real-world data that may be polluted by noise. This paper considers proportional FT mining of frequent patterns. The number of tolerable faults in a proportional FT pattern ...
متن کاملEfficient Switching Activity Reduction Technique for Fault Tolerant Data Bus
In Deep-submicron (DSM) systems, the crosstalk effect on onchip data buses and interconnects dictates the overall performance and reliability of the highly integrated systems. In many digital processors and SoC the reliable transfer of the information over the data bus is crucial for the proper operation of a particular system. Hence ECC techniques are used on data buses for reliable transfer o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Tsinghua Science & Technology
سال: 2021
ISSN: ['1878-7606', '1007-0214']
DOI: https://doi.org/10.26599/tst.2019.9010039